Publication Type
Conference Proceeding Article
Version
publishedVersion
Publication Date
8-2007
Abstract
The design of an embedded control system starts with an investigation of properties and behaviors of the process evolving within its environment, and an analysis of the requirement for its safety performance. In early stages, system requirements are often specied as scenarios of behavior using sequence charts for different use cases. This specication must be precise, intuitive and expressive enough to capture different aspects of embedded control systems. As a rather rich and useful extension to the classical message sequence charts, Live Sequence Charts (LSC), which provide a rich collection of constructs for specifying both possible and mandatory behaviors, are very suitable for designing an embedded control system. However, it is not a trivial task to realize a high-level design model in executable program codes effectively and correctly. This paper tackles the challenging task by providing a mapping algorithm to automatically synthesize SystemVerilog programs from given LSC specications.
Discipline
Software Engineering
Research Areas
Software and Cyber-Physical Systems
Publication
Proceedings of the First Joint IEEE/IFIP Symposium on Theoretical Aspects of Software Engineering, TASE 2007, Shanghai, China, June 6-8
First Page
379
Last Page
388
Identifier
10.1109/TASE.2007.41
City or Country
Shanghai, China
Citation
WANG, Hai H.; QIN, Shengchao; SUN, Jun; and DONG, Jin Song.
Realizing live sequence charts in system verilog. (2007). Proceedings of the First Joint IEEE/IFIP Symposium on Theoretical Aspects of Software Engineering, TASE 2007, Shanghai, China, June 6-8. 379-388.
Available at: https://ink.library.smu.edu.sg/sis_research/5054
Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-No Derivative Works 4.0 International License.
Additional URL
https://doi.org/10.1109/TASE.2007.41