Singapore Management University

[Institutional Knowledge at Singapore Management University](https://ink.library.smu.edu.sg/)

[Research Collection School Of Computing and](https://ink.library.smu.edu.sg/sis_research)
Information Systems

School of Computing and Information Systems

11-2011

A model checking framework for hierarchical systems.

Truong Khanh NGUYEN

Jun SUN Singapore Management University, junsun@smu.edu.sg

Yang LIU

Jin Song DONG

Follow this and additional works at: [https://ink.library.smu.edu.sg/sis_research](https://ink.library.smu.edu.sg/sis_research?utm_source=ink.library.smu.edu.sg%2Fsis_research%2F4961&utm_medium=PDF&utm_campaign=PDFCoverPages)

Part of the [Software Engineering Commons](https://network.bepress.com/hgg/discipline/150?utm_source=ink.library.smu.edu.sg%2Fsis_research%2F4961&utm_medium=PDF&utm_campaign=PDFCoverPages)

Citation

NGUYEN, Truong Khanh; SUN, Jun; LIU, Yang; and DONG, Jin Song. A model checking framework for hierarchical systems.. (2011). Proceedings of the 26th IEEE/ACM International Conference On Automated Software Engineering, ASE 2011, Lawrence, Kansan, USA, November 6-12. 633-636. Available at: https://ink.library.smu.edu.sg/sis_research/4961

This Conference Proceeding Article is brought to you for free and open access by the School of Computing and Information Systems at Institutional Knowledge at Singapore Management University. It has been accepted for inclusion in Research Collection School Of Computing and Information Systems by an authorized administrator of Institutional Knowledge at Singapore Management University. For more information, please email [cherylds@smu.edu.sg.](mailto:cherylds@smu.edu.sg)

See discussions, stats, and author profiles for this publication at: [https://www.researchgate.net/publication/220884018](https://www.researchgate.net/publication/220884018_A_model_checking_framework_for_hierarchical_systems?enrichId=rgreq-2915c8c8d392a3e1d5e79d48b479e409-XXX&enrichSource=Y292ZXJQYWdlOzIyMDg4NDAxODtBUzoxMDIyMTgxNDk2NjI3MjZAMTQwMTM4MjExNDM1Ng%3D%3D&el=1_x_2&_esc=publicationCoverPdf)

[A model checking framework for hierarchical systems](https://www.researchgate.net/publication/220884018_A_model_checking_framework_for_hierarchical_systems?enrichId=rgreq-2915c8c8d392a3e1d5e79d48b479e409-XXX&enrichSource=Y292ZXJQYWdlOzIyMDg4NDAxODtBUzoxMDIyMTgxNDk2NjI3MjZAMTQwMTM4MjExNDM1Ng%3D%3D&el=1_x_3&_esc=publicationCoverPdf)

Conference Paper · November 2011 DOI: 10.1109/ASE.2011.6100143 · Source: DBLP

Some of the authors of this publication are also working on these related projects:

Monterey Phoenix - software and system architecture and business process behavior modeling. [View project](https://www.researchgate.net/project/Monterey-Phoenix-software-and-system-architecture-and-business-process-behavior-modeling?enrichId=rgreq-2915c8c8d392a3e1d5e79d48b479e409-XXX&enrichSource=Y292ZXJQYWdlOzIyMDg4NDAxODtBUzoxMDIyMTgxNDk2NjI3MjZAMTQwMTM4MjExNDM1Ng%3D%3D&el=1_x_9&_esc=publicationCoverPdf) Project

Project

Merlion Project: Software Verification from Design to Implementation [View project](https://www.researchgate.net/project/Merlion-Project-Software-Verification-from-Design-to-Implementation?enrichId=rgreq-2915c8c8d392a3e1d5e79d48b479e409-XXX&enrichSource=Y292ZXJQYWdlOzIyMDg4NDAxODtBUzoxMDIyMTgxNDk2NjI3MjZAMTQwMTM4MjExNDM1Ng%3D%3D&el=1_x_9&_esc=publicationCoverPdf)

A Symbolic Model Checking Framework for Hierarchical Systems

Truong Khanh Nguyen[∗] , Jun Sun† , Yang Liu[∗] and Jin Song Dong[∗] [∗]*School of Computing, National University of Singapore Email:* {*truongkhanh,liuyang,dongjs*}*@comp.nus.edu.sg* †*Singapore University of Technology and Design Email: sunjun@sutd.edu.sg*

Abstract—BDD-based symbolic model checking is capable of verifying systems with a large number of states. In this work, we report an extensible framework to facilitate symbolic encoding and checking of hierarchical systems. Firstly, a novel library of symbolic encoding functions for compositional operators (e.g., parallel composition, sequential composition, choice operator, etc.) are developed so that users can apply symbolic model checking techniques to hierarchical systems with little knowledge of symbolic encoding techniques (like BDD or CUDD). Secondly, as the library is language-independent, we build an extensible framework with various symbolic model checking algorithms so that the library can be easily applied to encode and verify different modeling languages. Lastly, the applicability and scalability of our framework are demonstrated by applying the framework in the development of symbolic model checkers for three modeling languages as well as a comparison with the NuSMV model checker.

I. SYSTEM OVERVIEW

Binary Decision Diagram (BDD) based symbolic model checking is capable of verifying systems with a large number of states. Its effectiveness has been evidenced by the recent success of the Intel i7 project, where BDD techniques have been applied to verify the i7 processor [\[3\]](#page-5-0). Currently, symbolic model checking techniques are mostly applied to simple transitions system with little structure. Complex systems on the other hand are often *hierarchical*, where high level system components are composed by subcomponents in many different ways (e.g. choice, parallel composition, sequential composition, etc). Many languages are dedicated to model hierarchical systems such as Statecharts (where hierarchy is introduced through compositional states), process algebras like CSP (where hierarchy is introduced through processes), or programming languages like C++ or Java (where hierarchy is introduced through classes). These languages are also distinguished from each other in many aspects, e.g., how different components communicate. Applying BDD-based model checking to models specified using these languages is highly non-trivial. The input language of the popular NuSMV model check has limited support for modular hierarchical descriptions. For instance, it supports only parallel composition and interleaving but not other useful composition operators like choice, interrupt, etc. Modeling hierarchical systems in NuSMV could thus be difficult. In this work, we report a model checking framework designed to facilitate application of BDD technique to fully hierarchical systems. Our framework aims to provide a unified solution so that systems modeled using compositional languages can be encoded and verified symbolically with minimum efforts.

The first component of our framework is a novel library (based on the CUDD package) of symbolic encoding functions for system compositions. The library covers common compositional system behaviors patterns and comes with well-designed interfaces so that minimum knowledge on BDD is required in order to apply the encoding functions. System encoding in our framework works by firstly identifying and encoding *primitive system components* and then repeatedly composing encoded system components using the composition functions. We assume that primitive system components (e.g., a compositional state which contains no other compositional states, or a process which invokes no other processes) are in the form of finite state machines, which can be encoded using BDD in the standard way.

In order to build a generally useful framework, we take into account different ways of communication between system components: communication through shared memory; synchronous/asynchronous channel communication; and multi-party barrier synchronization (e.g., CSP-style). Next, with process algebras like CSP and CCS in mind, a rich set of system composition functions are provided. Using these functions, encoded system components can be composed in a variety of ways, including parallel composition, sequential composition, interrupt, choice, etc. A symbolic encoding of a hierarchical system thus can be gradually obtained from bottom up using the provided functions in the library.

In order to further ease the application of our library, we build a framework so that the library can be easily applied to encode and verify different modeling languages. The framework adopts a layered architecture design as shown in Fig. [1.](#page-3-0) The first layer denotes the application domains and the second layer denotes the corresponding modeling languages of the application domains. Each language is encapsulated as a plug-in module by following the design guildine^{[1](#page-2-0)}. After compilation, input models are parsed into internal representations (IR), which implement the opera-

¹This can be found in PAT user manual Section 5.1.

Figure 1. Architecture Design

tional semantics. This IR can be used by the simulator for simulating the system behaviors. To perform symbolic model checking, our BDD library is used to generate the encoding of the IR in a compositional way. Furthermore, a set of symbolic model checking algorithms are developed to verify properties like deadlock-freeness, reachability and linear temporal logics. If the verification result is false, the boolean variable assignment satisfying the Boolean model is returned to the counterexample generator, which will translate the assignment to a counterexample in the form of system execution trace for users to locate the bug.

We have developed three symbolic model checkers in our framework based on our library, i.e., LTS module for modeling hierarchical systems by composing label transition systems, CSP module for modeling concurrent system modeled using communicating sequential process, and NesC module for modeling sensor networks based on NesC language.

This framework has been realized as a major part of the PAT tool [\[7\]](#page-5-1), which is a self-contained model checker to support composing, simulating and reasoning of different application domains. PAT comes with user friendly interfaces, featured model editor and animated simulator. Most importantly, it supports two different model checking techniques, i.e., explicit model checking and symbolic model checking. The work presented in this paper provides support of symbolic model checking in the PAT framework.

II. ENCODING HIERARCHICAL SYSTEMS

This section explains how primitive system components are encoded and then how encoded components can be composed in a hierarchical manner.

A. Encoding Primitive System Components

Without loss of generality, we assume that a primitive system component takes the form of a *finite state machine*. A finite state machine has finitely many local control states and local variables (with finite domains). A transition is a link from one local control state to another state, which is labeled with a *guard condition* (constituted by global/local variables), an optional *event* and a *transaction*. An event can be a channel input or output, or a (compound) name constituted by local variables as well as global variables. We note that an event (besides channel input/output) can serve as a synchronization barrier (see later on parallel composition [II-B\)](#page-3-1). A transaction is a sequential program which possibly updates global/local variables. Note that a finite state machine may communicate with others in different ways, e.g. shared variables, event synchronization or channel communication.

Finite state machines are encoded using BDD in the standard way. That is, a BDD is used to encode symbolically the system configuration including valuation of variables, channels, etc. A transition is encoded using two sets of Boolean variables \vec{x} and \vec{x}' , which represent system configurations before and after the transaction. Transactions are encoded as BDDs constituted by \vec{x} and \vec{x}' . For instance, if the transaction is a simple assignment of the form $y := exp r$, then the encoding would denote that variables in \vec{x} ' which encodes *y* is equivalent to value of *expr* (based on variables in \vec{x}) and the rest of \vec{x}' remains unchanged. Other program constructs like *if*-*then*-*else* or *while*-*do* [2](#page-3-2) are encoded similarly (refer to [\[5\]](#page-5-2) for details). An encoded transition is in the form: $g \wedge e \wedge t$ such that g (over \overrightarrow{x}) is an encoded guard condition; *e* is an encoded event and *t* (over \vec{x} and $\frac{\partial}{\partial x}$) is an encoded transaction.

A BDD encoding of a finite state machine, which is referred to as a *BDD* machine, is a tuple $B =$ $(\vec{V}, \vec{v}, \text{Init}, \text{Trans}, \text{Out}, \text{In})$ where \vec{V} is a set of unprimed Boolean variables encoding global variables, event names and channel names^{[3](#page-3-3)}; \vec{v} is the variables for local variables and local control states; *Init* is a formula over \vec{V} and \vec{v} encoding the initial valuation of the variables; *Trans* is a set of encoded transitions; *Out* (*In*) is a set of encoded transitions labeled with synchronous channel output (input). Note that transitions in *Out* and *In* are to be matched by corresponding input/output from the environment or equivalently other system components.

B. Composing BDD Machines

In this section, we show how to compose BDD machines in order to model hierarchical systems. We fix two BDD machines $B_i = (\vec{V}, \vec{v}_i, \text{Init}_i, \text{Trans}_i, \text{Out}_i, \text{In}_i)$ where $i \in \{0, 1\}$ in the following. We assume that \vec{v}_0 and \vec{v}_1 are disjoint (otherwise variable renaming is necessary). Note that V is always shared. The following shows some of the most common composition patterns as examples. Refer to [\[5\]](#page-5-2) for the complete list.

Parallel Composition: The parallel composition of two components B_0 and B_1 is a BDD machine $(\vec{V}, \vec{v}, \text{Init}, \text{Trans}, \text{Out}, \text{In})$ such that $v = v_0 \cup v_1$; *Init* = *Init*₀ \land *Init*₁; and the encoded transitions are defined as

²Encoding these programming features are not trivial.

³Note that \vec{V} is fixed before encoding the system components.

follows. *Out* contains a transition $g_i \wedge e_i \wedge t_i \wedge (\overrightarrow{v}_{1-i} =$ $\overrightarrow{v}_{1-i}'$ if $g_i \wedge e_i \wedge t_i$ is a transition in *Out_i*. For instance, the composition may perform a synchronous channel output action if B_1 can perform such action and the local state of *B*⁰ remains unchanged. *In* contains a transition $g_i \wedge e_i \wedge$ $t_i \wedge (\overrightarrow{v}_{1-i} = \overrightarrow{v}'_{1-i})$ if $g_i \wedge e_i \wedge t_i$ is a transition in *In_i*. *Trans* contains three kinds of transitions.

- Local transitions: if $g_i \wedge e_i \wedge t_i$ is a transition in *Trans*^{*i*} and *eⁱ* is an asynchronous channel input/output or *eⁱ* is an event which is not to be synchronized, *Trans* contains a transition $g_i \wedge e_i \wedge t_i \wedge (\overrightarrow{v}_{1-i} = \overrightarrow{v}_{1-i}^i)$.
- Synchronous channel communication: if $g_i \wedge e_i \wedge t_i$ is a transition in *Out_i* and $g_{1-i} \wedge e_{1-i} \wedge t_{1-i}$ is a transition in *In*_{1−*i*}, *Trans* contains a transition $g_i \wedge g_{1-i} \wedge e_i \wedge$ e_{1-i} ∧ t_i ∧ t_{1-i} ^{[4](#page-4-0)}.
- Barrier synchronization: if $g_i \wedge e_i \wedge t_i$ is a transition in *Trans*^{*i*} and g_1 _{−*i*} \wedge *e*^{*i*} \wedge *t*_{1−*i*} is a transition in *Trans*_{1−*i*} and *eⁱ* is a synchronization barrier, *Trans* contains a transition $g_i \wedge g_{1-i} \wedge e_i \wedge t_i \wedge t_{1-i}$.

Choice: An unconditional choice between B_0 and B_1 is a BDD machine $(\vec{V}_g, \vec{v}, \text{Init}, \text{Trans}, \text{Out}, \text{In})$ such that $v =$ *v*₀ ∪ *v*₁ ∪ {*choice* } where *choice* is a fresh Boolean variable, *choice* = *i* means B_i is selected; *Init* = *Init*₀ \wedge *Init*₁, the variable *choice* is not initialized and thus B_0 and B_1 can be randomly selected; and the encoded transitions are defined as follows. *Out* contains a transition (*choice* = *i*) \land $g_i \land$ $e_i \wedge t_i \wedge (choice' = i) \wedge (\overrightarrow{v}_{1-i} = \overrightarrow{v}'_{1-i})$ if $g_i \wedge e_i \wedge t_i$ is a transition in *Out_i*. *In* contains a transition $(choice = i) \land$ $g_i \wedge e_i \wedge t_i \wedge (choice' = i) \wedge (\overrightarrow{v}_{1-i} = \overrightarrow{v}'_{1-i})$ if $g_i \wedge e_i \wedge t_i$ is a transition in In_i . *Trans* contains a transition (*choice* = *i*) ∧ *g*_{*i*} ∧ *e*_{*i*} ∧ *t*_{*i*}</sub> ∧ (*choice'* = *i*) ∧ (\vec{v} _{1−*i*} = \vec{v} ₁¹_{1−*i*}) if $g_i \wedge e_i \wedge t_i$ is a transition in *Trans_i*. In literature, there are other choices like external/internal choice or conditional choice, all of which are supported similarly.

Sequential Composition: A system where B_1 executes whenever B_0 terminates is a BDD program $(\vec{V}_g, \vec{v}, \text{Init}, \text{Trans}, \text{Out}, \text{In})$ such that $v = v_0 \cup v_1 \cup$ {*terminated*} where *terminated* is a fresh Boolean variable; *Init* = *Init*⁰ \land *Init*₁ \land (*terminated* = *false*). *Out* contains a transition (*terminated* = *false*) \land *g*₀ \land *e*₀ \land *t*₀ \land $(\textit{terminal'} = \textit{false}) \land (\overrightarrow{v}_1 = \overrightarrow{v}'_1) \text{ if } g_0 \land e_0 \land t_0 \text{ is a}$ transition in *Out*₀. *Out* contains a transition (*terminated* = *true*) $\wedge g_1 \wedge e_1 \wedge t_1 \wedge (terminated' = true) \wedge (\overrightarrow{v}_0 = \overrightarrow{v}'_0)$ if $g_1 \wedge e_1 \wedge t_1$ is a transition in *Out*₁. In is similarly defined. *Trans* is defined as follows. Let \checkmark denote the special event of program termination (like executing of a *return* statement in Java or the event generated by process *Skip* in CSP). If $g_0 \wedge e_0 \wedge t_0$ is a transition in *Trans*₀, then $(ferminated = false) \wedge g_0 \wedge e_0 \wedge t_0 \wedge (e_0 = √$ *terminated'* = *true*) $\wedge (\overrightarrow{v}_1 = \overrightarrow{v}'_1)$ is a transition in *Trans*.

If $g_1 \wedge e_1 \wedge t_1$ is a transition in *Trans*₁, then (*terminated* = *true*) \wedge *g*₁ \wedge *e*₁ \wedge *t*₁ \wedge (*terminated'* = *true*) \wedge (\overrightarrow{v}_0 = \overrightarrow{v}'_0) is a transition in *Trans*.

Interrupt: A system where B_1 interrupts B_0 whenever event *e* occurs is a BDD program which is defined similarly as sequential composition, except *terminated* is set to true only when the event is e (instead of \checkmark).

III. EXPERIMENTS AND PERFORMANCE

Our library is implemented in C# with 27 classes and 3248 lines of code. In the following, we present some preliminary experiments on analyzing the verification of reachability conditions between NuSMV and our library. The framework (e.g., source code, API and samples) and the experiment data are available online^{[5](#page-4-1)}. Note that BDD variable ordering is solved using the heuristics supported by the CUDD package. Table [I](#page-5-3) summarizes the comparison on benchmark systems in terms of the number of Boolean variables (#Var), maximum size of the BDD during verification (S), and verification time (T). The test bed is a PC with Intel Core 2 Duo E6550 CPU at 2.33GHz and 3GB RAM.

The experimented systems can be divided in two groups based on whether they are categorized as hierarchical. The first group, non-hierarchical systems, contains systems composed of a few complex primitive components. The second group, hierarchical systems, includes systems composed of many (relatively simple) primitive components. To model these hierarchical systems in NuSMV, we use the approach presented in [\[1\]](#page-5-4). Their approach is similar to our approach as they both add new variables whose type is an enumerated set consisting of the possible system states to represent the current state of the system. Their approach often requires less variables than ours because it employs the whole structure of the system in adding new variables whereas our approach only relies on the current composition operator but does not exploit the sub processes' structure. Being based on only one composition operator at a time allows our library to be extensible, i.e., new compositions can be introduced without affecting the existing ones. Note that their approach is not supported in NuSMV and thus adding new auxiliary variables is done manually.

Table [I](#page-5-3) shows that PAT outperforms NuSMV in all examples. In most of the examples, NuSMV uses less Boolean variables. There are two reasons. One is that as auxiliary variables are often introduced during compositional encoding. The other is that our approach encodes events (with parameters) which label transition. Nonetheless, NuSMV only saves more memory than PAT in 5 out of 12 examples. We notice that if system transitions are associated with complicated variable updates, then our encoding results in a smaller BDD (as in example of the first group) and hence outperforms NuSMV. This is possibly due to differences

⁴In our encoding, matching synchronous input/ouput is labeled with the same event. Further, t_i and t_{1-i} are assumed to be compatible, e.g., updating disjoint variables.

⁵http://www.comp.nus.edu.sg/~pat/bdd

Table I EXPERIMENTAL RESULTS

Model	Our Lib			NuSMV		
	#Var	S(Mb)	T(s)	#Var	S(Mb)	T(s)
Sliding 3×3	86	21		83	81	91
Sliding 4×4	142	26			OOM	
Light Off	60	22		56	297	97
Dining Phil. 10	120	63	3	85	72	84
Dining Phil. 13	150	210	18	109	394	2101
Semaphore 50	204	73	26	209	60	110
Semaphore 75	304	139	157	310	76	815
Hierarchy 1	112	685	83	109	80	153
Hierarchy 2	124	671	68	125	71	689
Hierarchy 3	126	47	$\mathbf{3}$	125	90	750
Hierarchy 4	252	62	6	251	79	326
Hierarchy 5	226	1326	473	227	61	682

in transition definitions. While our tool defines transition by describing how the variables change, NuSMV defines how variables change separately and needs to synchronize correctly variables' changes in one transition.

IV. DISCUSSION

In summary, we developed a self-contained framework to support BDD encoding of hierarchical systems. This work is related to symbolic model checkers like NuSMV [\[2\]](#page-5-5) or JTLV [\[6\]](#page-5-6). The framework is designed such that users only need the minimum knowledge of BDD in order to use it. It is thus different from approaches like JTLV, which are designed to allow flexible control of BDD packages for advanced users. Furthermore, it was intended to support systematic encoding of (at least a large subset of) existing compositional languages with ease. In the future, our framework will be extended to support more kinds of domains like sensor networks or hierarchical probabilistic systems. There are nonetheless still unsolved regarding encoding, as illustrated in the following.

Firstly, the auxiliary variables sometimes result in an encoding which is not *optimal*. Consider one example where two system components, each with 1000 control states, execute in parallel. Based on parallel composition defined in Section 2, 20 Boolean variables are necessary to encode local states of the two components. It however may be the case that only 10000 state pairs are possible in the composition (due to synchronization, shared variables, etc.), which implies that 14 variables are sufficient. In order to minimize the overall time, one thus has to find a balance between quick encoding (which may imply more verification time) and fast verification (which may be implied by an optimal encoding). One heuristic we adopt is to define primitive system components to be the maximum sub-systems which do not contain concurrency. Identifying the sub-systems thus requires simple static system analysis.

Secondly, compositional languages often support recursion, e.g., through process referencing in process algebras or method calls in programming languages. Notice that it is assumed implicitly in our setting that all recursions are contained in the primitive system components. Supporting arbitrary recursion is difficult because an unbounded recursion may result in irregular or even non-context-free languages which obviously cannot be encoded using finite number of Boolean variables. As a result, unless there is a bound on the number of recursions (e.g., the limit of the stack size in programming language like Java), often not arbitrary models in a compositional language can be encoded using our framework. In our work on applying this framework to support the CSP# language (which is a language extending CSP with programming language features), static analysis is adopted to determine whether a model can be encoded based on the model architecture.

While the presented work focusing on compositional encoding, one particularly challenging and important ongoing work is compositional verification, i.e., given a system property, how to synthesize (according to the composition function) and verify properties of each component which are then sufficient to guarantee the system property. Existing work includes compositional refinement checking supported by FDR and symbolic compositional verification such as [\[4\]](#page-5-7). Previous work on compositional verification often assumes that system components communication through message passing or event synchronization but not shared memory. We are currently extending the library to support compositional verification of restricted system models (e.g., no shared variables) while researching on how to relax the restrictions.

REFERENCES

- [1] R. J. Anderson, P. Beame, S. Burns, W. Chan, F. Modugno, D. Notkin, and J. D. Reese. Model Checking Large Software Specifications. In *SIGSOFT FSE*, pages 156–166, 1996.
- [2] A. Cimatti, E. M. Clarke, E. Giunchiglia, F. Giunchiglia, M. Pistore, M. Roveri, R. Sebastiani, and A. Tacchella. NuSMV 2: An OpenSource Tool for Symbolic Model Checking. In *CAV*, pages 359–364, 2002.
- [3] R. Kaivola et al. Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation. In *CAV*, pages 414–429, 2009.
- [4] W. Nam, P. Madhusudan, and R. Alur. Automatic symbolic compositional verification by learning assumptions. *Formal Methods in System Design*, 32(3):207–234, 2008.
- [5] T. K. Nguyen, J. Sun, Y. Liu, and J. S. Dong. A BDD Library for Model Checking Hierarchical Systems. Technical report, National Univ. of Singapore, Januray 2011. http://www.comp.nus.edu.sg/~pat/bdd/bddtechnicalreport.pdf.
- [6] A. Pnueli, Y. Sa'ar, and L. D. Zuck. Jtlv: A Framework for Developing Verification Algorithms. In *CAV*, volume 6174 of *LNCS*, pages 171–174. Springer, 2010.
- [7] J. Sun, Y. Liu, J. S. Dong, and J. Pang. PAT: Towards Flexible Verification under Fairness. In *CAV*, pages 709–714, 2009.

APPENDIX

In our tool presentation, we will demonstrate the LTS module step by step as follows. First, we will give an overview of this module and its architecture design. Second, we will introduce the modeling languages for the compositional systems, specifically CSP# language. In the third part, we would like to explain how the system is encoded from the primitive components to the whole system. The Dining Philosopher problem is used as the illustration. Then we will present 3 kinds of assertion supported by LTS module including reachability analysis, deadlock analysis and LTL model checking. Following that, we will conduct the demonstration to illustrate modeling languages and the functionalities (model composition, simulation and verification). Finally, we will discuss some experiment results and possible future works.

A.1 Overview of LTS module in PAT

Created in 2007, the current version of PAT $⁶$ $⁶$ $⁶$ is 3.3.1.</sup> PAT is a self-contained framework to support composing, simulating and reasoning of concurrent, real-time systems and other possible domains. It comes with user friendly interfaces, featured model editor and animated simulator. Most importantly, PAT implements various model checking techniques catering for different properties such as deadlockfreeness, divergence-freeness, reachability, LTL properties with fairness assumptions, refinement checking and probabilistic model checking. To achieve good performance, advanced optimization techniques have been implemented in PAT, e.g. partial order reduction, symmetry reduction, process counter abstraction, parallel model checking, symbolic model checking. So far, PAT has has 1200 registered users from 267 organizations in 35 countries and regions.

Our framework has been applied in PAT as the LTS module. This module provides symbolic reachability analysis, deadlock analysis, and LTL model checking. Users can model the system by first drawing the primitive components as finite state machines and then composing them with CSP# operators. And then the symbolic model checking algorithm is called and returns a counter example if the model does not satisfy the specification.

A.2 Compositional System Modeling

The LTS module provides users a friendly interface to draw the primitive system components which are in the form of finite state machines. Moreover, a system modeling language, called CSP#, is also provided to define the system hierarchically. A CSP# model may contain multiple process definitions. A process definition gives a process expression a name, which can be referenced in process expressions. The following is a BNF description of the process expression.

To illustrate the syntax, we use the Dining Philosopher example to demonstrate the hierarchical modeling support of the CSP# language.

#define *N* 2;
\n
$$
Phil(i) = get.i.(i + 1)\%N \rightarrow get.i.i \rightarrow eat.i \rightarrow put.i.(i + 1)\%N \rightarrow put.i.i \rightarrow Phil(i);
$$
\n
$$
Fork(x) = get.x.x \rightarrow put.x.x \rightarrow Fork(x)
$$
\n
$$
[] get.(x - 1)\%N.x \rightarrow put.(x - 1)\%N.x \rightarrow Fork(x);
$$
\n
$$
College() = || x : 0..N - 1 \bullet (Phil(x) || Fork(x));
$$

This is the model of the Dinging Philosopher with two philosophers. Each philosopher *i*.th tries to get the left fork $(i + 1)$.th and the right fork *i*.th, then he can eat. After eating, he will put the forks in that sequence $(i + 1)$.th, and *i*.th. The processes Fork(0), Fork(1) run parallel with Phil (0) and Phil (1) to guarantee that when a fork is used by a philosopher, others philosophers could not get that fork.

A.3 Encode the system

In this section we will show you how we encode the system hierarchically by using the Dining Philosopher example. The system includes four processes, $Phi_0, Fork_0, Phi_1, Fork_1$ running parallel together. These four processes are called primitive components which are defined by representing as finite state machines. Firstly we will show how to encode a primitive component as a BDD machine with the process *Phi*₀ as an example. Then we will present how we combine these BDD machines to get the BDD machine of the whole system.

Fig. [2](#page-7-0) shows the model of the Dining Philosopher example. In this model, there are 10 events {get.0.1, get.0.0, eat.0, put.0.1, put.0.0, get.1.0, get.1.1, eat.1, put.1.0, put.1.1}. We use a global variable *event* whose value ranges from 0 to 9 to encode these event, 0 for $get.0.1$, 1 for $get.0.0$, ..., and 9 for *put*.1.1 which means that in the BDD implementation, the variable *event* actually needs four boolean variables to encode its value. For each primitive component, we use a local variable *state* to encode the state of the finite state machine. The finite state machine of the process Phi_0 has 5 states, *state*1,*state*2,*state*3,*state*4,*state*5, so similarly the variable *state* has the value range from 0 to 4 to encode these states. Then the BDD machine of the process Phi_0 is a tuple $B = (\overrightarrow{V}, \overrightarrow{v}, \text{Init}, \text{Trans}, \text{Out}, \text{In})$ where:

⁶http://www.comp.nus.edu.sg/~pat

Figure 2. LTS Canvas

- $\vec{V} = \{ event\}.$
- $\overrightarrow{v} = \{state\}.$
- Init = (state = 0).
- $Trans = (state = 0 \land state' = 1 \land event' = 0) \lor$ $(statet = 1 \wedge state' = 2 \wedge event' = 1) \vee (state = 2 \wedge$ $state' = 3 \wedge event' = 2) \vee (state = 3 \wedge state' = 4 \wedge$ $event' = 3) \vee (state = 4 \wedge state' = 0 \wedge event' = 4).$
- *Out*, *In* are empty because there is no channel communication.

Similarly we have the BDD machines of four processes, *Phi*0, *Fork*0, *Phi*1, *Fork*1. Because these processes run in parallel, we use the supported function for *Parallel Composition* in our framework to have the final BDD machine. For the simplicity, we will not write down the BDD machine. You can refer to [II-B](#page-3-1) to get the BDD machine.

A.4 Property Verification

We will explain the supported properties and verification algorithms developed using the Dining Philosopher example.

- Deadlock checking.
	- #*assert College*() *deadlockfree*;
- Rreachability checking.
- LTL properties.

$$
\#assert College() \models [] \iff eat.0;
$$

A.5 Demonstration

A.5.1 Specification Editor: Fig. [3](#page-8-0) shows the specification editor which is used to specify the model and the verified properties.

Another way to define a process in PAT is to draw the process as a finite state machine in the LTS Canvas. Fig. [2](#page-7-0) is a different definition of *Phil*() process.

A.5.2 Simulator: We will illustrate the simulator (Fig. [4\)](#page-8-1) using the previous loaded example. Firstly, we will show the complete states graph generated based on the execution. Secondly, we will play the animation of automatically random simulation. Thirdly, we will show how the user guided simulation is conducted step-by-step. Finally, we will demonstrate the functions of execution trace display and replay.

A.5.3 Verification: We will verify properties in the Dining Philosopher example to illustrate the verification support (see Fig. [5\)](#page-9-0).

A.6 Experiments

Table [I](#page-5-3) summarizes the comparison on benchmark systems in terms of the number of Boolean variables (#Var), maximum size of the BDD during verification (S), and verification time (T). The test bed is a PC with Intel Core 2 Duo E6550 CPU at 2.33GHz and 3GB RAM. In the sample systems, the hierarchy of systems are measured by the number of composition operators (e.g. parallel composition and non-deterministic choice) used to compose the system. According the extent of the hierarchy, these examples can be divided in 2 groups. The first group contains systems composed of a few complex primitive components (module in NuSMV). The second group includes systems composed of a number of simple primitive components.

A.7 Conclusion and Future Works

In the end, we would like to briefly talk about the related work and future research directions.

Figure 3. Main Window of LTS module with Dining Philosopher example

Figure 4. Process Simulation Screen

Figure 5. Verification Panel