## Singapore Management University

# [Institutional Knowledge at Singapore Management University](https://ink.library.smu.edu.sg/)

[Research Collection School Of Computing and](https://ink.library.smu.edu.sg/sis_research)<br>Information Systems

School of Computing and Information Systems

11-1987

# Decoding of DBEC-TBED Reed-Solomon Codes

Robert H. DENG Singapore Management University, robertdeng@smu.edu.sg

Daniel J. Jr. COSTELLO University of Notre Dame

Follow this and additional works at: [https://ink.library.smu.edu.sg/sis\\_research](https://ink.library.smu.edu.sg/sis_research?utm_source=ink.library.smu.edu.sg%2Fsis_research%2F149&utm_medium=PDF&utm_campaign=PDFCoverPages)

Part of the [Information Security Commons](https://network.bepress.com/hgg/discipline/1247?utm_source=ink.library.smu.edu.sg%2Fsis_research%2F149&utm_medium=PDF&utm_campaign=PDFCoverPages) 

## **Citation**

DENG, Robert H. and COSTELLO, Daniel J. Jr.. Decoding of DBEC-TBED Reed-Solomon Codes. (1987). IEEE Transactions on Computers. 36, (11), 1359-1363. Available at: https://ink.library.smu.edu.sg/sis\_research/149

This Journal Article is brought to you for free and open access by the School of Computing and Information Systems at Institutional Knowledge at Singapore Management University. It has been accepted for inclusion in Research Collection School Of Computing and Information Systems by an authorized administrator of Institutional Knowledge at Singapore Management University. For more information, please email [cherylds@smu.edu.sg.](mailto:cherylds@smu.edu.sg)

Decoding of DBEC-TBED Reed-Solomon Codes DENG, Robert H. & COSTELLO, Daniel J. Jr. Published in IEEE Transactions on Computers, 1987 November, 36  $(11), 1359-1363$ https://doi.org/10.1109/TC.1987.5009476 Abstract: A problem in designing semiconductor memories is to provide some measure of error control without requiring excessive coding overhead or decoding time. In LSI and VLSI technology, memories are often organized on a multiple bit (or byte) per chip basis. For example, some 256K bit DRAM's are organized in 32K ?? 8 bitbytes. Byte-oriented codes such as Reed-Solomon (RS) codes can provide efficient low overhead error control for such memories. However, the standard iterative algorithm for decoding RS codes is too slow for these applications. In this correspondence we present a special decoding technique for double-byte-error-correcting (DBEC), triplebyte-error-detecting (TBED) RS codes which is capable of high-speed operation. This technique is designed to find the error locations and the error values directly from the syndrome without having to use the iterative algorithm to find the error locator polynomial. Keywords: Byte error correction and detection, byte-organized memory systems, error control coding, Reed-Solomon codes, VLSI memory systems

Error control has long been used to improve the reliability of computer memory systems [1]. The most common approach has been to use a variation of the Hamming codes such as the single-errorcorrecting and double-error-detecting (SEC-DED) binary codes first introduced by Hsaio [2]. These codes are particularly effective for correcting and detecting errors in memories with a 1 bit per chip organization. In these memories a single chip failure can affect at where  $n \leq 2^m - 1$ . Because the code has  $d_{\text{min}} = 6$ , it is capable of most one bit in a codeword.

Large scale integration (LSI) and very large scale integration correcting any two or rewer byte errors and simulation of three byte errors [1]. (VLSI) memory systems offer significant advantages in size, speed,<br>and weight over earlier memory systems. These memories are <br>normally packaged with a multiple hit (or byte) per chip organization memory. Let  $\mathbf{r} = (r_0$ normally packaged with a multiple bit (or byte) per chip organization. memory. Let  $r = (r_0, r_1, \dots, r_{n-1})$  be the corresponding (possibly<br>East avanuate some 256K bit dynamic random access mamoriae noisy) vector that is rea For example, some 256K bit dynamic random access memories noisy) vector that is read from memory. Because of poss<br>failures, r may be different from v. The vector difference<sup>1</sup> (DRAM's) are organized in  $32K \times 8$  bit-bytes. In this case, a single chip failure can affect several or all of the bits in a byte, thus exceeding the error correcting and detecting capability of SEC-DED codes.<br>where  $e_i \neq 0$  for  $r_i \neq v_i$  and  $e_i = 0$  for  $r_i = v_i$ , is called the error

Several papers have been written recently trying to extend the  $pattern$ . SEC-DED codes to include byte errors [3]-[9]. In this correspon-<br>When  $r = v + e$  is read, the decoder computes the syndrome dence we investigate the use of Reed-Solomon (RS) codes for correcting and detecting byte errors in computer memories. RS codes are a class of nonbinary codes with symbols in the Galois field of  $2<sup>m</sup>$ elements (GF(2<sup>m</sup>)). These codes are maximum distance separable The syndrome corresponding to a single byte error is (MDS), and thus can provide efficient low overhead error control for byte-organized memories, since symbol error correction in  $GF(2<sup>m</sup>)$  is equivalent to correcting an m-bit byte.

For computer memory applications, decoding must be fast and efficient. A typical RS decoding procedure is to first calculate the error syndromes, then use the iterative algorithm [10] to form an error locator polynomial, and finally to search for the roots of the error locator polynomial, find the error values, and make the actual corrections. The calculation of the error locator polynomial is a major  $S$ step in decoding RS codes, and it remains <sup>a</sup> bottleneck for high-speed decoding, since most errors are single errors and checking for where  $e_i$  is the error value and i is the error location,  $0 \le i \le n - 1$ , multiple errors is time consuming. High-speed decoding can be  $\frac{m}{2}$  and the syndrome corresponding to a double byte error is achieved by using the table-lookup method [1]. However, even for moderate code lengths, the implementation of table-lookup decoding is impractical, since either a large amount of storage or very complex logical circuitry is needed.

In this correspondence we investigate a special high-speed decoding technique for double-byte-error-correcting (DBEC), triple-byteerror-detecting (TBED) RS codes. This technique is designed to locate and correct the errors directly without having to find the error locator polynomial. The occurrences of errors are determined by directly testing the weight of the syndrome, denoted by  $w(s)$ . In  $S_2 = e_i \alpha^{2} + e_j$ decoding the DBEC-TBED RS code with five parity symbols, if  $w(s)$ = 1 or 2, we show that the number of byte errors  $E \ge 3$ . If  $w(s) = 3$  where  $0 \le i \le j \le n - 1$ .<br>or 4, a simple test is required to determine if  $E = 2$  or  $\ge 3$ . If  $w(s)$  Before proceeding, we need to prove some properties o or 4, a simple test is required to determine if  $E = 2$  or  $\ge 3$ . If  $w(s)$  Before proceeding, we need to prove  $= 5$ , the decoder quickly determines if  $E = 1, 2,$  or 3. Thus, 6 RS code which will be used later.  $= 5$ , the decoder quickly determines if  $E = 1, 2,$  or 3. Thus, decoding can be carried out in parallel, which in effect increases the *Property 1:* Let  $s_d = (s_{-2}, s_{-1}, s_0, s_1, s_2)^T$  be the syndrome quadratic equation  $x^2 + x + K = 0$ , the solution of which gives the two byte error locations. The constant  $K$  can be determined directly cases: from the syndrome. In this equation, only  $K$  contains information about the error locations. If a short table is used, with two error 1)  $S_{-1}=S_2=0$ ; locations corresponding to each value of  $K$ , the decoding speed can be made even higher.

The  $d_{\min} = 6$  RS Code and its Properties

The generator polynomial for the  $d_{\text{min}} = 6$  RS code is given by

$$
g(x) = \sum_{i=-2}^{2} (x + \alpha^{i}), \qquad (1) \qquad s_0 s_1 + s_2 s_{-1} \neq 0,
$$

I. INTRODUCTION the code specified by (1) can be written as

$$
H = \begin{bmatrix} 1 & \alpha^{-2} & (\alpha^{-2})^2 & \cdots & (\alpha^{-2})^{n-1} \\ 1 & \alpha^{-1} & (\alpha^{-1})^2 & \cdots & (\alpha^{-1})^{n-1} \\ 1 & 1 & 1 & \cdots & 1 \\ 1 & \alpha & (\alpha)^2 & \cdots & (\alpha)^{n-1} \\ 1 & \alpha^2 & (\alpha^2)^2 & \cdots & (\alpha^2)^{n-1} \end{bmatrix}, \qquad (2)
$$

correcting any two or fewer byte errors and simultaneously detecting

$$
e \triangleq r-v=r+v=(e_0, e_1, \cdots, e_{n-1}), \qquad (3)
$$

$$
s^T = rH^T = (v+e)H^T = eH^T = (s_{-2}, s_{-1}, s_0, s_1, s_2).
$$
 (4)

$$
s_{-2} = e_i \alpha^{-2i}, \tag{5.1}
$$

$$
S_{-1} = e_i \alpha^{-i}, \tag{5.2}
$$

$$
s_0 = e_i, \tag{5.3}
$$

$$
S_1 = e_i \alpha', \tag{5.4}
$$

$$
z = e_i \alpha^{2i}, \tag{5.5}
$$

$$
s_{-2} = e_i \alpha^{-2i} + e_j \alpha^{-2i}, \tag{6.1}
$$

$$
s_{-1} = e_i \alpha^{-i} + e_j \alpha^{-j}, \qquad (6.2)
$$

$$
s_0 = e_i + e_j, \tag{6.3}
$$

$$
s_1 = e_i \alpha^i + e_j \alpha^j, \tag{6.4}
$$

$$
s_2 = e_i \alpha^{2i} + e_i \alpha^{2j}, \qquad (6.5)
$$

decoding speed. Double byte error correction is done by forming a corresponding to a double byte error. Let N denote the number of quadratic equation  $x^2 + x + K = 0$ , the solution of which gives the zero elements in  $s_d$ . Th

1) 
$$
s_{-1} = s_2 = 0
$$

2) 
$$
s_1 = s_{-2} = 0
$$

Proof: See Appendix A. II. DECODING OF A  $d_{\text{min}} = 6$  DBEC-TBED CODE *Property 2:* Let  $s_d = (s_{-2}, s_{-1}, s_0, s_1, s_2)^T$ . Then

$$
s_2 s_{-2} + s_0^2 \neq 0,
$$
  
\n
$$
s_1 s_{-2} + s_{-1} s_0 \neq 0,
$$
  
\n
$$
s_0 s_1 + s_2 s_{-1} \neq 0,
$$

for all double byte errors.

where  $\alpha$  is a primitive element of GF(2<sup>m</sup>). The parity-check matrix of  $\qquad 1$  Addition and subtraction are equivalent over GF(2<sup>m</sup>).

element of GF(2<sup>m</sup>), then  $\alpha^{-1} + \alpha^{-j} \neq 0$ ,  $0 \leq i < j \leq 2^m - 2$ . approach, and we summarize it in Appendix B. From  $(6.1)$  and  $(6.3)$  we have

$$
e_{i} = \frac{\det \begin{bmatrix} s_{0} & 1 \\ s_{-2} & \alpha^{-2} \end{bmatrix}}{\det \begin{bmatrix} 1 & 1 \\ \alpha^{-2} i & \alpha^{-2} \end{bmatrix}} = \frac{s_{-2} + s_{0} \alpha^{-2} i}{(\alpha^{-i} + \alpha^{-j})^{2}}.
$$

From  $(6.2)$  and  $(6.3)$  we have

$$
e_i = \frac{\det \begin{bmatrix} s_0 & 1 \\ s_{-1} & \alpha^{-j} \end{bmatrix}}{\det \begin{bmatrix} 1 & 1 \\ \alpha^{-i} & \alpha^{-j} \end{bmatrix}} = \frac{s_{-1} + s_0 \alpha^{-j}}{\alpha^{-i} + \alpha^{-j}}.
$$

$$
\frac{S_{-1} + S_0 \alpha^{-j}}{\alpha^{-i} + \alpha^{-j}} = \frac{S_{-2} + S_0 \alpha^{-2j}}{(\alpha^{-i} + \alpha^{-j})^2}.
$$

After multiplying both sides by  $(\alpha^{-i} + \alpha^{-j})^2 \neq 0$  and simplifying, byte error. the above equation becomes If a double-byte error occurs, from property 2 and (9.2)-(9.4) we

$$
S_{-1}(\alpha^{i}+\alpha^{j})+S_{-2}\alpha^{i}\alpha^{j}+S_{0}=0.
$$
 (

$$
s_1(\alpha^i + \alpha^j) + s_0 \alpha^i \alpha^j + s_2 = 0.
$$
 (8)

Now define

$$
\gamma_1 \triangleq s_0^2 + s_{-1} s_1, \qquad (9.1)
$$

$$
\gamma_2 \triangleq s_2 s_{-2} + s_0^2, \qquad (9.2) \qquad \det \begin{bmatrix} 1 & 1 \\ 1 & 1 \\ 1 & 1 \end{bmatrix}
$$

$$
\gamma_3 \triangleq s_1 s_{-2} + s_{-1} s_0, \qquad (9.3)
$$

$$
\gamma_4 \triangleq s_0 s_1 + s_2 s_{-1}. \tag{9.4}
$$

$$
b \triangleq \alpha^{i} + \alpha^{j} = \frac{\gamma_{2}}{\gamma_{3}}, \qquad (10.1)
$$

$$
c \triangleq \alpha^{i} + \alpha^{j} = \frac{\gamma_4}{\gamma_3}, \qquad (10.2)
$$

$$
y^2 + by + c = 0.\tag{11}
$$

This is the well-known quadratic equation over  $GF(2<sup>m</sup>)$ . We will see three byte errors have occurred. later that it plays an important role in decoding. Therefore, we call it the decoding equation. Equation (11) can be rewritten as Decoding Scheme for the DBED-TBED RS Code (see Fig. 1)

$$
x^2 + x + K = 0 \tag{12}
$$

$$
y = xb,\t(13)
$$

$$
K \triangleq c/b^2. \tag{14}
$$

**Proof:** This can be obtained directly from (6.1)–(6.5). The formula for the roots of the quadratic equation is  $(-b \pm \sqrt{b})$ Decoding Using the Quadratic Equation  $\sqrt{b^2 - 4c}$  /2. Unfortunately, for finite fields of characteristic two, this formula is not applicable because the denominator is zero. We now show that the well-known quadratic equation over  $GF(2<sup>m</sup>)$  However, there are several known approaches to solving this can be used to decode the  $d_{\text{min}} = 6$  RS code. If  $\alpha$  is a primitive equation [10]-[13]. The method given in [12] is probably the best

### Decoding the DBEC-TBED Code

Suppose that a single-byte error with error value  $e_i$  at location i occurs. From  $(5.1)-(5.5)$  we see that

$$
\frac{1}{1} \frac{1}{1} = \frac{1}{(\alpha^{-1} + \alpha^{-1})^2}.
$$
 *s<sub>i</sub> \neq 0*, for *i* = -2, -1, 0, 1, 2, (15.1)

and  

$$
\frac{S_{-1}}{S_{-2}} = \frac{S_0}{S_{-1}} = \frac{S_1}{S_0} = \frac{S_2}{S_1} = \alpha^i.
$$
(15.2)

Note that (15.2) is equivalent to  $\gamma_1 = \gamma_3 = \gamma_4 = 0$ . That is,  $\frac{d^2}{dx^2} = \frac{s_{-1} + s_0 \alpha^{-j}}{\alpha^{-i} + \alpha^{-j}}$ . Note that (15.2) is equivalent to  $\gamma_1 = \gamma_3 = \gamma_4 = 0$ . That is,<br>whenever a single-byte error occurs,  $s_i \neq 0$  for  $i = -2, -1, 0, 1, 2$ ,<br>and  $\gamma_1 = \gamma_3 = \gamma_4 = 0$ . From (5.3) and (5. and  $\gamma_1 = \gamma_3 = \gamma_4 = 0$ . From (5.3) and (5.4) we have

Therefore, 
$$
\alpha^i = \frac{s_1}{s_0}, \qquad (16.1)
$$

$$
\frac{s_{-1} + s_0 \alpha^{-j}}{1} = \frac{s_{-2} + s_0 \alpha^{-2j}}{1}.
$$
\n(16.2)

where i gives the error location and  $e_i$  is the error value of a single

know that  $\gamma_2 \neq 0$ ,  $\gamma_3 \neq 0$ , and  $\gamma_4 \neq 0$ . Therefore, b and c in (10.1) and (10.2) exist. Hence, (11) has two roots,  $\alpha^{i}$  and  $\alpha^{j}$ . In other words, whenever a double byte error occurs, its error locations can In the same way, from  $(6.3)$ – $(6.5)$ , we obtain be found by solving the decoding equation.

Since  $\alpha^{i} + \alpha^{j} \neq 0$ , for  $0 \leq i < j \leq 2^{m} - 2$ , when  $\alpha$  is a primitive element of  $GF(2<sup>m</sup>)$ , (6.3) and (6.4) imply that

$$
\gamma_1 \triangleq s_0^2 + s_{-1}s_1, \qquad (9.1)
$$
\n
$$
\gamma_2 \triangleq s_2s_{-2} + s_0^2, \qquad (9.2)
$$
\n
$$
\gamma_3 \triangleq s_1s_2 + s_1s_3, \qquad (9.3)
$$
\n
$$
\gamma_4 \triangleq s_2s_{-2} + s_0^2, \qquad (9.4)
$$
\n
$$
\gamma_5 \triangleq s_1s_3 + s_1s_3, \qquad (9.5)
$$

and

$$
y_j = s_0 + e_i, \qquad (17.2)
$$

Solving (7) and (8) for  $\alpha^i + \alpha^j$  and  $\alpha^i \alpha^j$ , we obtain where  $e_i$  and  $e_j$  are the error values at locations i and j of the double byte error.

Let  $s_s$  denote the syndrome corresponding to a single byte error and  $s_t$  denote the syndrome corresponding to a triple byte error. Then [1]

$$
s_s \neq s_d \neq s_t. \tag{18}
$$

Based on  $(18)$  and properties 1 and 2, we see that if more than two for  $\gamma_3 \neq 0$ . Therefore,  $\alpha^i$  and  $\alpha^j$  are the roots of elements of the syndrome  $s = (s_{-2}, s_{-1}, s_0, s_1, s_2)^T$  equal zero, but at least one of them does not equal zero, or if  $\gamma_2$ ,  $\gamma_3$ , and  $\gamma_4$  are all not equal to zero, but at least one of them does equal zero, or if the decoding equation (11) does not have roots in  $GF(2<sup>m</sup>)$ , then at least

Read r, and calculate the syndrome  $s^T = rH_2^T = (s_{-2}, s_{-1}, s_0, s_1, s_2)$ . Let  $w(\gamma')$  and  $w(\gamma'')$  denote the Hamming weights of  $\gamma' \triangleq (\gamma_1, \gamma_3, \gamma_4)$  and  $\gamma'' \triangleq (\gamma_2, \gamma_3, \gamma_4)$ , respectively.

by letting  $\begin{aligned} \gamma_3, \gamma_4 \gamma \text{ and } \gamma &\equiv \langle \gamma_2, \gamma_3, \gamma_4 \rangle, \text{ respectively.} \\ 1) \text{ If } w(s) = 0, \text{ no errors are detected.} \text{ If } w(s) = 1 \text{ or } 2, E \ge 3 \end{aligned}$ errors are detected. If  $w(s) = 3$  or 4,  $E \ge 2$ , and decoding proceeds in step 3). If  $w(s) = 5$ ,  $E \ge 1$ , and decoding proceeds in step 2). 2) Compute  $\gamma'$ . If  $w(\gamma') = 0, E = 1$ , and calculating  $\alpha^{i} = s_1/s_0$ gives the error location *i*. Set the error value  $e_i = s_0$ . If  $w(\gamma') \neq 0, E$ 

 $\geq$  2 errors are detected, and decoding proceeds in step 3).



Fig. 1. DBEC-TBED decoder error location calculator.



Fig. 2. Block diagram of a DBEC-TBED decoder.

3) Compute  $\gamma''$ . If  $w(\gamma'') = 3$ , compute K and  $T_2(K)$ . If  $T_2(K)$ = 0, E = 2, and we must solve (12) to find the roots  $\alpha^{i}$  and  $\alpha^{j}$ . Compute  $e_i = (s_0 \alpha^j + s_1)/(\alpha^i + \alpha^j)$  and  $e_i = s_0 + e_i$ , and correct a double-byte error with error values  $e_i$  and  $e_j$  at locations i and j, respectively. If  $w(\gamma'') \neq 3$ , or  $T_2(K) = 1$ ,  $E \geq 3$  errors are detected.

Fig. 2 is a block diagram of the DBEC-TBED decoder.

### **III. CONCLUSIONS**

We have presented a new decoding technique for double-byteerror-correcting (DBEC), triple-byte-error-detecting (TBED) RS codes. This decoding technique is based directly on the syndrome, and does not involve applying the iterative algorithm to find the error locator polynomial. Hence, high-speed decoding can be achieved, making these codes well suited for error correction and detection in byte-organized computer memory systems such as LSI and VLSI chips.

Code efficiency is high since only five parity symbols are used in the code. In addition, the basic code length  $n$  can be selected to match the organization of the memory (as long as  $n \leq 2^m - 1$ ) without changing the decoding method. However, efficiency is maximized when  $n = 2^m - 1$  is chosen.

### **APPENDIX A**

*Proof of Property 1:* It can easily be seen that the vectors  $(\alpha^{-2i},$  $\alpha^{-2j}$ ,  $(\alpha^{-i}, \alpha^{-j})$ ,  $(1, 1)$ ,  $(\alpha^{i}, \alpha^{j})$ , and  $(\alpha^{2i}, \alpha^{2j})$ , where  $0 \le i < j$  $\leq$  2<sup>*m*</sup> - 2, are always pairwise linearly independent except for the following two pairs:

- 1)  $(\alpha^{-i}, \alpha^{-j}), (\alpha^{2i}, \alpha^{2j})$ ;
- 2)  $(\alpha^i, \alpha^j), (\alpha^{-2i}, \alpha^{-2j}).$

These two pairs are linearly independent for some values of  $i$  and  $j$ . First we show that if  $s_0 = 0$ , then  $s_k \neq 0$ ,  $k = -2, -1, 1, 2$ . Suppose  $s_k = 0$  for some  $k \neq 0$ . From (6.1)–(6.5), we have

$$
\begin{bmatrix} s_0 \\ s_k \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \end{bmatrix} = e_i \begin{bmatrix} 1 \\ \alpha^{ki} \end{bmatrix} + e_j \begin{bmatrix} 1 \\ \alpha^{kj} \end{bmatrix},
$$

where  $e_i \neq 0$ ,  $e_j \neq 0$ , and  $k = -2, -1, 1, 2$ . But (1, 1) and ( $\alpha^{ki}$ ,  $\alpha^{(k)}$  are linearly independent, and this implies that the above equation is impossible. Hence,  $s_k \neq 0$ ,  $k = -2, -1, 1, 2$ .

Next we show that if  $s_{-1} = 0$  (or  $s_2 = 0$ ), then  $s_k \neq 0$ ,  $k = -2$ , 0, 1, and  $s_2$  (or  $s_{-1}$ ) can be either zero or nonzero. It is easy to show that  $s_k \neq 0$ ,  $k = -2, 0, 1$ , in the same way as above. Because  $(\alpha^{-i}, \beta^{-1})$  For  $T_4(K) = 0$ , select an element  $\beta$  of GF(2<sup>m</sup>) such that  $T_2(\beta) = 1$ ,  $\alpha^{-j}$  and  $(\alpha^{2i}, \alpha^{2j})$  are linearly dependent for some *i* and *j* 

$$
\begin{bmatrix} 0 \\ 0 \end{bmatrix} = \beta_1 \begin{bmatrix} \alpha^{-i} \\ \alpha^{+2i} \end{bmatrix} + \beta_2 \begin{bmatrix} \alpha^{-j} \\ \alpha^{+2j} \end{bmatrix}.
$$

Let  $e_i = \beta_1$  and  $e_j = \beta_2$ . From (6.2) and (6.5) we see that the above  $m = 8$ ,  $x_1 = K^{33} + K^{66} + K^{129} + K^{132}$ ;<br>equation becomes

$$
\begin{bmatrix} s_{-1} \\ s_2 \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \end{bmatrix} = e_i \begin{bmatrix} \alpha^{-i} \\ \alpha^{+2i} \end{bmatrix} + e_j \begin{bmatrix} \alpha^{-j} \\ \alpha^{+2j} \end{bmatrix}
$$

Therefore,  $s_{-1} = s_2 = 0$  for some i and j. ACKNOWLEDGMENT

By exactly the same argument as above, we can prove that if  $s_1$  (or We would like to thank one of the reviewers for pointing out that  $S_{-2}$ ) = 0, then  $s_k \neq 0$ ,  $k = -1$ , 0, 2, and  $s_{-2}$  (or  $s_1$ ) can be either similar ideas have been described in U.S. Patents 4 030 067 [14] and zero or nonzero. This completes the proof that  $N \leq 2$ . Q.E.D.  $\Delta$  no zero or nonzero. This completes the proof that  $N \le 2$ . Q.E.D.  $\frac{20.0000000000000000000000000000000000}{4.0099\,160\,115}$ .

# **APPENDIX B** REFERENCES

In this Appendix we present a method for solving the quadratic [1] S. Lin and D. J. Costello, Jr., Error Control Coding: Fundamentals equation (12) which is based on [12].  $and$  and Applications. Englewood Cliffs. NJ: Prenti

$$
T_2(\beta) \triangleq \sum_{i=0}^{m-1} \beta^{2^i}.
$$
 (B.1)

Equation (12) has solutions in GF(2<sup>m</sup>) if and only if  $T_2(K) = 0$  ([10], Equation (12) has solutions in GF(2<sup>m</sup>) if and only if  $T_2(K) = 0$  ([10], [5] S. M. Reddy, "A class of linear codes for error control in byte-per-card

$$
T_4(\beta) \triangleq \sum_{i=0}^{(m-2)/2} \beta^{2^{2i}}.
$$
 (B.2)

(12). Then  $x_2 = 1 + x_1$  is the other solution, and we have the control in byte organized memory systems,  $\frac{1}{2}$  control in byte organized memory systems,  $\frac{1}{2}$  and  $\frac{1}{2}$ .

$$
x_1 = \sum_{i \in J} K^{2^j} = \sum_{i \in I} K^{2^i},
$$
 (B.3)

$$
I = \{1, 3, 5, \cdots, m-2\}, J = \{0, 2, 4, \cdots, m-1\}.
$$

$$
x_1 = \sum_{i=0}^{(m-6)/4} (K + K^2)^{2^{2} + 4i}, \quad \text{for } T_4(K) = 0, \quad (B.4.1)
$$

$$
x_1 = \alpha_1 + \sum_{i=0}^{(m-6)/4} (K + K^2)^{2^{2}+4i}
$$
, for  $T_4(K) = 1$ , (B.4.2)

where  $\alpha_1$  is a solution of the equation  $\alpha_1^2 + \alpha_1 + 1 = 0$ . 3)  $m \equiv 0 \text{ modulo } 4$ 

$$
x_1 = S + S^2 + K^{2^{m-1}} \left( 1 + \sum_{i=0}^{(m/4)-1} K^{2^{2i+m/2}} \right),
$$
 for  $T_4(K) = 1$ , (B.5)

where  

$$
S = \sum_{j=1}^{(m/4)-1} \sum_{i=j}^{(m/4)-1} K^{(2^{2i-1+m/2}+2^{2j-2})}.
$$

 $\alpha^{-j}$ ) and  $(\alpha^{2i}, \alpha^{2j})$  are linearly dependent for some i and j, there compute  $K_1 = \beta + \beta^2$ , and solve  $z^2 + z + K_1 + K = 0$  using (B.5) exists  $\beta_1 \neq 0$ ,  $\beta_2 \neq 0$ ,  $\beta_1$ ,  $\beta_2 \in \text{GF}(2^m)$ , and some  $i < j$ , such that with K replaced by  $K_1 + K$ . Then  $x_1 = \beta + z_1$  is a solution of (12), where  $z_1$  is obtained from (B.5). For  $m = 4, 8, 12, (B.5)$  reduces to the following forms:

$$
\begin{bmatrix}\n0 \\
1\n\end{bmatrix}\n\begin{bmatrix}\n1 & 1 \\
1 & 2\n\end{bmatrix}\n\begin{bmatrix}\n\alpha^{+2i} \\
\alpha^{+2i}\n\end{bmatrix}\n\begin{bmatrix}\n\alpha^{+2i} \\
\alpha^{+2i}\n\end{bmatrix}
$$
\n $m = 4, x_1 = K^8 + K^{12};$ \n $m = 8, x_1 = K^{33} + K^{66} + K^{129} + K^{132};$ \n $m = 8, x_1 = K^{33} + K^{66} + K^{129} + K^{132};$ \n $m = 12, x_1 = K^{2048}(1 + K^{64} + K^{256} + K^{1024}) + K^{1032} + K^{1024} + K^{1032} + K^{$ 

- and Applications. Englewood Cliffs, NJ: Prentice-Hall, 1983.
- Let  $\beta$  be any element of GF(2<sup>*m*</sup>), and define [2] M. Y. Hsiao, "A class of optimal minimum odd-weight-column SEC-DED codes," IBM J. Res. Develop., vol. 14, pp. 395-401, July 1970.
	- [3] D. C. Bossen, "b-Adjacent error correction," IBM J. Res. Develop., vol. 14, pp. 402-408, July 1970.
- [4] D. C. Bossen, L. C. Chang, and C. L. Chen, "Measurement and  $T_2(\beta)$  is known as the *trace* of  $\beta$ . It is either zero or one [12]. generation of error correcting codes for package failures," IEEE
- [13]). For even m, define **or all and the organized digital systems**," IEEE Trans. Comput., vol. C-27, pp. 455-459, May 1978.
	- [6] T. T. Dao, "SEC-DED nonbinary code for fault-tolerant byteorganized memory implemented with quaternary logic," IEEE Trans. Comput., vol. C-30, pp. 662–666, Sept. 1981.<br>
	[7] S. Keneda and E. Fujiwara, "Single byte error c
- S. Keneda and E. Fujiwara, "Single byte error correcting-double byte error detecting codes for memory systems," IEEE Trans. Comput., vol. C-31, pp. 596-602, July 1982. If (12) has solutions,  $T_4(K)$  is either zero or one [12]. vol. C-31, pp. 596-602, July 1982.<br>Suppose  $T_2(K) = 0$ , i.e., (12) has solutions. Let x<sub>1</sub> be a solution of [8] L. A. Dunning and M. R. Varanasi, "Code constructio
	- Suppose  $T_2(K) = 0$ , i.e., (12) has solutions. Let  $x_1$  be a solution of [8] L. A. Dunning and M. R. Varanasi, "Code constructions for error<br>2) Then  $x_2 = 1 + x_1$  is the other solution, and we have the control in byte orga
- following results [12]:<br>
1) m odd [9] C. L. C. S. Chen, "Error-correcting codes with byte error-detection capabil-<br>
1) m odd [9] C. L. Chen, "Error-correcting codes with byte error-detection capabil-<br>
1) m odd
	- ity," IEEE Trans. Comput., vol. C-32, pp. 615-621, July 1983.<br>[10] E. R. Berlekamp, Algebraic Coding Theory. New York: McGraw-Hill, 1968.
- where [11] R. T. Chien, "Cyclic decoding procedures for BCH codes," IEEE Trans. Inform. Theory, vol. IT-10, pp. 357-363, Oct. 1964.
	- [12] C. L. Chen, "Formulas for the solutions of quadratic equations," IEEE Trans. Inform. Theory, vol. IT-28, pp. 792-794, Sept. 1982.
	- 2)  $m \equiv 2 \text{ modulo } 4$  [13] E. R. Berlekamp, H. Ramsey, and G. Solomon, "On the solution of algebraic equations over finite fields," Inform. Contr., vol. 18, pp. 553-564, Oct. 1967.
		- [14]  $T. H.$  Howell *et al.*, "Table lookup direct decoder for double-error correcting (DEC) BCH codes using a pair of syndromes," U.S. Patent 4 030 067, June 14, 1977.
		- [15] H. L. Flagg, "Error location apparatus and methods," U.S. Patent 4 099 160, July 4, 1978.